Loading [a11y]/accessibility-menu.js
Time-Domain Modeling of a Phase-Domain All-Digital Phase-Locked Loop for RF Applications | IEEE Conference Publication | IEEE Xplore

Time-Domain Modeling of a Phase-Domain All-Digital Phase-Locked Loop for RF Applications


Abstract:

A new all-digital phase-locked loop (ADPLL) for RF wireless applications has recently been proposed and commercially demonstrated. It replaces conventional phase/frequenc...Show More

Abstract:

A new all-digital phase-locked loop (ADPLL) for RF wireless applications has recently been proposed and commercially demonstrated. It replaces conventional phase/frequency detector and charge pump with a time-to-digital converter (TDC). Analog frequency tuning of a VCO is replaced with an all-digital tuning of a digitally-controlled oscillator (DCO). In this paper, we present novel time-domain modeling and simulation techniques of the ADPLL phase detection mechanism as well as the frequency perturbation and phase noise characteristics of the DCO. The modeling principles are demonstrated for a GSM standard and validated through experimental results.
Date of Conference: 16-19 September 2007
Date Added to IEEE Xplore: 21 January 2008
ISBN Information:

ISSN Information:

Conference Location: San Jose, CA, USA

References

References is not available for this document.