A 159.2mW SoC implementation of T-DMB receiver including stacked memories | IEEE Conference Publication | IEEE Xplore