Loopback architecture for wafer-level at-speed testing of embedded HyperTransportTM processor links | IEEE Conference Publication | IEEE Xplore