A full chip integrated power and substrate noise analysis framework for mixed-signal SoC design | IEEE Conference Publication | IEEE Xplore