Performance, metastability and soft-error robustness tradeoffs for flip-flops in 40nm CMOS | IEEE Conference Publication | IEEE Xplore