A 1.5GHz 0.2psRMS jitter 1.5mW divider-less FBAR ADPLL in 65nm CMOS | IEEE Conference Publication | IEEE Xplore