A Verilog piecewise-linear analog behavior model for mixed-signal validation | IEEE Conference Publication | IEEE Xplore