Fast FPGA emulation of background-calibrated SAR ADC with internal redundancy dithering

Fast FPGA emulation of background-calibrated SAR ADC with internal redundancy dithering | IEEE Conference Publication | IEEE Xplore