A 0.1–3GHz cell-based fractional-N all digital phase-locked loop using ΔΣ noise-shaped phase detector | IEEE Conference Publication | IEEE Xplore