A 40-nm 8T SRAM with selective source line control of read bitlines and address preset structure | IEEE Conference Publication | IEEE Xplore