Impact of random telegraph noise on CMOS logic circuit reliability | IEEE Conference Publication | IEEE Xplore