A two-step 5b logarithmic ADC with minimum step-size of 0.1% full-scale for MLC phase-change memory readout | IEEE Conference Publication | IEEE Xplore