A 0.4 V 75 kbit SRAM macro in 28 nm CMOS featuring a 3-adjacent MBU correcting ECC | IEEE Conference Publication | IEEE Xplore