Dynamic and leakage power reduction of ASICs using configurable threshold logic gates | IEEE Conference Publication | IEEE Xplore