Abstract:
Ring amplifiers have emerged as a scalable amplification technique. This work is a ring amplifier built with current-starved inverters in the intermediate stage. This str...Show MoreMetadata
Abstract:
Ring amplifiers have emerged as a scalable amplification technique. This work is a ring amplifier built with current-starved inverters in the intermediate stage. This structure allows for the implementation of a dynamic deadzone that allows a single amplifier to perform both coarse estimation and fine settling. A pipelined ADC with a sampling speed of 20 MSPS is implemented in 0.18um CMOS. The ADC consumes 2.74 mW and achieves a peak SNDR of 74.33 dB which provides a FoM of 32.2 fJ/c-step with no calibration required.
Published in: 2017 IEEE Custom Integrated Circuits Conference (CICC)
Date of Conference: 30 April 2017 - 03 May 2017
Date Added to IEEE Xplore: 27 July 2017
ISBN Information:
Electronic ISSN: 2152-3630