A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS | IEEE Conference Publication | IEEE Xplore