Analog/mixed-signal design challenges in 7-nm CMOS and beyond | IEEE Conference Publication | IEEE Xplore