Hybrid PLL architectures and implementations | IEEE Conference Publication | IEEE Xplore