Loading [a11y]/accessibility-menu.js
A 2048-Neuron Spiking Neural Network Accelerator With Neuro-Inspired Pruning And Asynchronous Network On Chip In 40nm CMOS | IEEE Conference Publication | IEEE Xplore

A 2048-Neuron Spiking Neural Network Accelerator With Neuro-Inspired Pruning And Asynchronous Network On Chip In 40nm CMOS


Abstract:

A 40nm, 2.56mm2, 2048-neuron globally asynchronous locally synchronous (GALS) spiking neural network (SNN) chip is presented. For scalability, we allow neurons to special...Show More

Abstract:

A 40nm, 2.56mm2, 2048-neuron globally asynchronous locally synchronous (GALS) spiking neural network (SNN) chip is presented. For scalability, we allow neurons to specialize to excitatory or inhibitory, and apply distance-based pruning to cut communication and memory. An asynchronous router limits the latency to 1.32ns per hop. The reduced traffic and lower latency allow the input channel to be parallelized to achieve 7.85GSOP/s at 0.7V, consuming 5.9pJ/SOP.
Date of Conference: 14-17 April 2019
Date Added to IEEE Xplore: 01 August 2019
ISBN Information:

ISSN Information:

Conference Location: Austin, TX, USA

Contact IEEE to Subscribe

References

References is not available for this document.