An efficient architecture for hardware implementations of image processing algorithms | IEEE Conference Publication | IEEE Xplore