Dynamic Ternary Logic Gate Using Neuron-MOS Literal Circuit and Double Pass-Transistor Logic | IEEE Conference Publication | IEEE Xplore