Layer Optimization for Power Reduction in Integrated Circuits | IEEE Conference Publication | IEEE Xplore