A compiler-controlled instruction cache architecture for an embedded low power microprocessor | IEEE Conference Publication | IEEE Xplore