A Hardware Approach for Reducing Interpretation Overhead | IEEE Conference Publication | IEEE Xplore