Software and Hardware Co-designed Multi-level TLBs for Chip Multiprocessors | IEEE Conference Publication | IEEE Xplore