Performance improvement by enhancing spatial parallelism on FPGA for HPC applications | IEEE Conference Publication | IEEE Xplore