An ECL RISC microprocessor designed for two level cache | IEEE Conference Publication | IEEE Xplore