Performance implications of next generation PowerPC/sup TM/ microprocessor cache architectures | IEEE Conference Publication | IEEE Xplore