Dispatching of lots to dynamically reduce the wafers at risk in semiconductor manufacturing | IEEE Conference Publication | IEEE Xplore