Synthesis-friendly techniques for tightly-coupled integration of hardware accelerators into shared-memory multi-core clusters | IEEE Conference Publication | IEEE Xplore