Automatic refinement of requirements for verification throughout the SoC design flow | IEEE Conference Publication | IEEE Xplore