ETA: experience with an Intel/spl reg/ Xeon/spl trade/ processor as a packet processing engine | IEEE Conference Publication | IEEE Xplore