Hardware architecture of MAP algorithm for turbo codes implemented in a FPGA | IEEE Conference Publication | IEEE Xplore