A two-stage-pipeline CPU of SH-2 architecture implemented on FPGA and SoC for IoT, edge AI and robotic applications | IEEE Conference Publication | IEEE Xplore