Energy-efficient Design of an STT-RAM-based Hybrid Cache Architecture | IEEE Conference Publication | IEEE Xplore