Performance improvements for SHA-3 finalists by exploiting microcontroller on-chip parallelism | IEEE Conference Publication | IEEE Xplore