Cache miss reduction through hardware-assisted loop optimization | IEEE Conference Publication | IEEE Xplore