An architecture-aware routing optimization via satisfiabilty for hierarchical FPGA | IEEE Conference Publication | IEEE Xplore