Timing extensions of STG model and a method to simulate timed STG behavior in VHDL environment | IEEE Conference Publication | IEEE Xplore