Design of Multi-phase Clock Generation and Selection Circuit for CDR | IEEE Conference Publication | IEEE Xplore