An FPGA implementation of a Feed-Back Chaotic Synchronization for secure communications | IEEE Conference Publication | IEEE Xplore