A High-Performance Hardware Architecture for a Frameless Stereo Vision Algorithm Implemented on a FPGA Platform | IEEE Conference Publication | IEEE Xplore