Cache-Aware Spatial Indices on Chip Multi-Processors: Limitations and Opportunities | IEEE Conference Publication | IEEE Xplore