FPGA implemented reduced Ethernet MAC | IEEE Conference Publication | IEEE Xplore