A low power DRAM refresh control scheme for 3D memory cube | IEEE Conference Publication | IEEE Xplore