A globally asynchronous locally synchronous DMR architecture for aggressive low-power fault toleration | IEEE Conference Publication | IEEE Xplore