A task-level pipelined many-SIMD augmented reality processor with congestion-aware network-on-chip scheduler | IEEE Conference Publication | IEEE Xplore