Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis | IEEE Conference Publication | IEEE Xplore