Network-on-Interposer Design for Agile Neural-Network Processor Chip Customization | IEEE Conference Publication | IEEE Xplore