A flat, timing-driven design system for a high-performance CMOS processor chipset | IEEE Conference Publication | IEEE Xplore